Regviz

Espressif Systems /ESP32 /LEDC /HSCH2_CONF0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HSCH2_CONF0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32/LEDC/HSCH2_CONF0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TIMER_SEL 0 (SIG_OUT_EN)SIG_OUT_EN 0 (IDLE_LV)IDLE_LV

Fields

TIMER_SEL

There are four high speed timers the two bits are used to select one of them for high speed channel0. 2’b00: seletc hstimer0. 2’b01: select hstimer1. 2’b10: select hstimer2. 2’b11: select hstimer3.
SIG_OUT_EN

This is the output enable control bit for high speed channel0
IDLE_LV

This bit is used to control the output value when high speed channel0 is off.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data